BIRCH, STEWART, KOLASCH & BIRCH, LLP

TERRELL C. BIRCH RAYMOND C. STEWART JOSEPH A. KOLASCH JAMES M. SLATTERY BERNARD L. SWEENEY* MICHAEL K. MUTTER CHARLES GORENSTEIN

WILLIAM L. GATES*
EDWARD H. VALANCE
RUPERT J BRADY (RET.)*

MMITTED TO A BAR OTHER THAN VA

CHARLES GORENSTEIN
GERALD M. MURPHY, JR.
LEONARD R SVENSSON
TERRY L. CLARK
ANDREW D. MEIKLE
MARC S. WEINER
JOE MCKINNEY MUNCY
ROBERT J. KENNEY
DONALD J. DALEY
JOHN W BAILEY
JOHN A. CASTELLANO, III OF COUNSEL: HERBERT M. BIRCH (1905-1996) INTELLECTUAL PROPERTY LAW

8110 GATEHOUSE ROAD SUITE 500 EAST FALLS CHURCH, VA 22042-1210 USA

(703) 205-8000

FAX: (703) 205-8050 (703) 698-8590 (G IV)

e-mail: mailroom@bskb.com web: http://www.bskb.com

CALIFORNIA OFFICE 650 TOWN CENTER DRIVE, SUITE 1120 COSTA MESA, CA 92626-7125

GARY D. YACURA
THOMAS S. AUCHTERLOME
MICHAEL R. CAMMARATA
JAMES T. ELLER, JR
SCOTT L LOWE
MARY ANN CAPRIA MARK J. NUELL, PH.D.
DARIN E. BARTHOLOMEW
D. RICHARD ANDERSON PAUL C LEWIS W. KARL RENNER MARK W. MILSTEAD* JOHN CAMPA REG. PATENT AGENTS: FREDERICK R. HANDREN ANDREW J. TELESZ, JR. MARYANNE ARMSTRONG, PH.D. MAKI HATSUMI MAKI HATSUMI MIKE S RYU CRAIG A. McROBBIE GARTH M. DAHLEN, PH.D. LAURA C. LUTZ ROBERT E. GOOZNER, PH.D.

HYUNG N. SOHN MATTHEW J. LATTIG ALAN PEDERSEN-GILES

JUSTIN D. KARJALA

Date: December 23, 1999

Docket No.: <u>0020-4652P</u>

Assistant Commissioner for Patents Box PATENT APPLICATION Washington, D.C. 20231

Sir:

1

Sunday. 39

Ø

oT

Transmitted herewith for filing is the patent application of

Inventor(s): MOROSAWA, Narihiro 1

IWATA, Hiroshi

INSULATED GATE TRANSISTOR AND PROCESS FOR FABRICATING THE For:

SAME

Enclosed are:

A specification consisting of 33 pages

6 sheet(s) of formal drawings _X_

An assignment of the invention X

Certified copy of Priority Document(s)

X Executed Declaration X Original Photocopy

A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27

Preliminary Amendment

Information Disclosure Statement, PTO-1449 and reference(s)

Other	

The filing fee has been calculated as shown below:

LARGE ENTITY

SMALL ENTITY

FOR	NO.				NO.	E.	XTRA	RA'	ΓE	FEE		F	RAT:	E	FEE
BASIC FEE	****	**	***	* *	***	* *	* * * * * * * * * *	***	* *	\$760.00	or	* *	* * * * * *		\$380.00
TOTAL CLAIMS	12	-	20	=			0	x18	=\$	0.00	or	x	9	=	\$ 0.00
INDEPENDENT	2	_	3	=			0	x78	=\$	0.00	or	x	39	=	\$ 0.00
MULTIPLE DEPENDENT CLAIM PRESENTED no							+260) =	\$ 0.00	or	+1	.30	=	\$ 0.00	

TOTAL \$ 760.00

TOTAL \$

0.00

X A check in the amount of \$ 800.00 to cover the filing fee and recording fee (if applicable) is enclosed.

Please charge Deposit Account No. 02-2448 in the amount of \$_____. A triplicate copy of this transmittal form is enclosed.

No fee is enclosed.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. 1.16 or under 37 C.F.R. 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART KOLASCH & BIRCH, LLP

TERRELL C. BIRCH

Reg. No. 19,382 P. O. Box 747

Falls Church, Virginia 22040-0747

(703) 205-8000 TCB/djm

15

INSULATED GATE TRANSISTOR AND PROCESS FOR FABRICATING THE SAME

5 BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor device equipped with a gate insulator in an insulated gate transistor, as well as to a process for fabricating the semiconductor device.

In recent years, because of necessities for the suppression of variations in threshold voltages of transistors as well as for the suppression of the short-channel effect, there have been developed CMOS having a dual-gate structure using surface-channel type transistors that employ a gate containing N-type impurities for NMOS and a gate containing P-type impurities for PMOS. This has been reported, for example, in International Electron Devices Meeting 1996, pp. 555 - 558.

However, in an attempt to form the dual-gate structured CMOS with surface-channel type transistors, there is a problem as follows. That is, when P-type doped polysilicon is used as a gate electrode, boron in the gate electrode penetrates through the gate oxide in heat treatment process for activation of impurities, reaching

20

10

15

20

25

substrate silicon and making the threshold voltage of transistors largely changed.

For this reason, it has been reported in International Electron Devices Meeting 1990, pp. 429 - 432 that the penetration of boron can be suppressed by using nitride oxide as the gate insulator.

It has also been reported in IEEE Electron Device Lett. 10,141 (1989) that when polysilicon film containing no boron is used as the gate electrode, transistor characteristics and reliability are improved by introducing fluorine to the gate insulator.

However, it is reported in Symposium on VLSI technology, 1990, pp. 131 - 132 that using nitrided oxide film as the gate insulator would cause the mobility of transistors to be reduced, as compared with using oxide film.

In another aspect, as the surface-channel type P-type transistor, those in which polysilicon film containing boron as the P-type dopant is used as the gate electrode are the current mainstream. With such gate insulator given by silicon oxide and with fluorine contained in the gate electrode, fluorine accelerates the diffusion of boron, making it more likely that boron reaches the substrate silicon. This leads to a problem that the threshold voltage of the P-type transistor becomes more liable to vary.

10

15

20

In a further aspect, whereas gate insulated type transistors having a floating electrode and a control gate are used as nonvolatile memory, there has been a growing demand for transistors having a thinner gate insulator along with the scaling-down of devices. However, because a high electric field is applied to the gate insulator used in nonvolatile memory, the gate insulator would progressively deteriorate as its thickness decreases, which would cause a problem that the leak current increases. This deterioration begins to appear noticeably when the oxide film thickness becomes thinner than 10 nm, and tends to exponentially increase as the film thickness decreases.

This being the case, as a result of the inventor's keen studies with a view to preventing boron from penetrating and diffusing into the substrate, and to avoiding the reduction of the mobility of the transistors, the present invention has been achieved.

In order to achieve the afore mentioned object, there is provided an insulated gate transistor having a gate electrode on a substrate with a gate insulator interposed therebetween, wherein the gate insulator composed of silicon and oxygen contains both nitrogen atoms and halogen atoms.

Because nitrogen and a halogen element are contained in the gate insulator, interface deterioration due

10

15

20

to the introduction of nitrogen atoms to the interface is reduced so that the interface state density is reduced, and as a result, a successful interface can be formed. because the halogen element contained in the interface forms a stable bond with silicon, even carrier injection with hot carriers or the like never causes the formation of dangling bonds. As a result of this, the insulated gate transistor has an effect of improvement in transistor characteristics and reliability. In particular, in the surface-channel type PMOS, to which the penetration of boron matters, oxide film containing nitrogen is used, whereas the use of oxide film containing nitrogen would cause a mobility deterioration to occur due t.o. а deterioration of the interface characteristics. By an arrangement that halogen atoms having an interface-defect compensation effect are contained in this oxide film, the interface characteristics are improved. Although halogen atoms, when contained, would usually cause the boron penetration to be amplified, adding a sufficient concentration of nitrogen atoms makes it possible suppress the mobility deterioration while suppressing the boron penetration.

In one embodiment of the present invention, nitrogen atom concentration of the gate insulator is not less than $1\times10^{20}~{\rm cm}^{-3}$.

15

20

25

Because an insulator film having a nitrogen atom concentration of 1 \times $10^{20}/cm^3$ or more is used for the gate insulator of the insulated gate transistor, boron contained the gate electrode of the P-type transistor, particular, does not diffuse into the substrate. because any interface defects can be compensated by virtue of the halogen element contained in the gate insulator, the interface state density is reduced, the mobility improved, and the transistor reliability is improved.

In one embodiment of the present invention, a source-and-drain region of the insulated gate transistor is stacked to upper than a channel portion.

For example, in a device as shown in Fig. 8, contact hole for connecting the source-and-drain region and the upper connecting lines to each other does not need to be formed on the active region, and may be formed on the stacked layer extending up to on the device isolation This makes it possible to reduce the source-anddrain region width to the processible margin. That is, with the use of equipment that permits processing to a minimum processing size F, since the registration margin photolithography for the upper pattern with the ground is generally about 1/3 F, the degree to which the source-anddrain region is ensured on the active region even with a maximum shift of registration, i.e., the gate - device

10

15

isolation margin width has only to be about 2/3 F - F. Therefore, given a gate length of F, the distance from device isolation to device isolation is about 7/3 F - 3F. Like this, when the device isolation is quite near to the gate electrode, the effect of abnormal diffusion of boron becomes more noticeable due to the stresses of the gate electrode and the device isolation. By applying this invention, the diffusion of boron can be inhibited without causing any deterioration of transistor characteristics. Besides, the transistor reliability can also be improved.

In one embodiment of the present invention, the insulated gate transistor comprises а floating electrode and a control gate electrode provided on the floating gate electrode with an interlayer insulator interposed therebetween. Because the transistor of structure having a floating gate electrode and a control gate electrode has a necessity that a high electric field be applied thereto, the reliability of the gate insulator is of particular importance.

In particular, in regions where the film thickness of the gate insulator is not more than 10 nm, there arises a problem that the leak current flowing through the insulator film increases after the application of the high electric field. In this invention, the increase of the leak current

10

15

20

in the gate insulator can be suppressed by the halogen element contained in the insulator film.

In one embodiment of the present invention, the halogen atom is fluorine. In particular, fluorine atoms, by virtue of being small in atomic radius, can improve the transistor characteristics without disturbing the bonded state of the atoms in the insulator film. Also, because fluorine and silicon can obtain a stable bond by virtue of large bond energy therebetween, an insulator film superior in reliability can be formed.

In one embodiment of the present invention, film thickness of the gate insulator is not less than 0.5 nm and not more than 5 nm. Even when the film thickness of this gate insulator is not less than 0.5 nm, a stable film formation is enabled by this invention. Also, in regions where the film thickness of the gate insulator is not more than 5 nm, boron would diffuse in the gate insulator with the occurrence of boron penetration when no nitrogen is contained in the gate insulator, whereas the penetration does not occur in this invention because nitrogen atoms are contained. Thus, it becomes possible to improve the transistor characteristics by the halogen element.

Also, there is provided process for fabricating an insulated gate transistor having a gate electrode on a

10

15

20

substrate with a gate insulator interposed therebetween, comprising: a step for forming silicon oxide containing nitrogen atoms as the gate insulator; and a step for introducing a halogen element to the silicon containing the nitrogen atoms. In this case, as the gate insulator, silicon oxide containing nitrogen is formed by reacting at temperatures of about 700 - 1200°C nitrogen monoxide gas, dinitrogen monoxide gas or ammonia gas on the In this process, reaction temperature and silicon oxide. reaction time are controlled so that nitrogen concentration in the silicon oxide becomes $1 \times 10^{20}/\text{cm}^3$ or more. that, the halogen element is introduced into the insulator film by using nitrogen trifluoride, nitrogen trichloride or other gas containing fluorine or chlorine, which is halogen element. It is noted here that the halogen element may also be introduced into the gate insulator by ionimplantation of fluorine or chlorine in later steps. the case where the halogen element is introduced with a gas, the optimum value of the halogen element contained in the insulator film is controlled by controlling the reaction temperature and reaction time; or in the case where the halogen element is introduced by ion implantation, optimum value is controlled by controlling the injection dose. result, silicon oxide having a nitrogen As а

10

15

20

concentration of $1 \times 10^{20}/\text{cm}^3$ or more and containing a halogen element can be formed.

In one embodiment of the present invention, the step for forming silicon oxide containing nitrogen atoms comprises a step of forming silicon oxide and a step of nitriding the silicon oxide. First, silicon oxide is formed with an oxygen atmosphere or a water vapor atmosphere. Then, the silicon oxide is nitrided with nitrogen monoxide, dinitrogen monoxide, ammonia or other gas, by which silicon oxide containing nitrogen is formed. By forming silicon oxide containing nitrogen in this way, nitrogen-containing silicon oxide uniform in both film thickness and nitrogen content can be formed within the wafer surface.

In one embodiment of the present invention, the step of forming the silicon oxide containing nitrogen atoms is a step of forming the silicon oxide by using nitrogen monoxide. With the use of nitrogen monoxide, nitrogen-containing silicon oxide that has been controlled in nitrogen content can be formed by a single-step process.

In one embodiment of the present invention, the step of forming the silicon oxide containing nitrogen atoms is a step of forming silicon oxide with dinitrogen monoxide and then nitriding the silicon oxide with nitrogen monoxide or ammonia gas.

10

15

First, by forming nitrogen-containing silicon oxide with dinitrogen monoxide, nitrogen-containing silicon oxide which is thinner in film thickness due to a slow oxidation rate can be formed with good control. Then, by nitriding with the use of dinitrogen monoxide or ammonia gas, the nitrogen concentration can be enhanced.

In one embodiment of the present invention, the step of introducing a halogen element is a step of ion implantation of fluorine.

Because of fluorine's high diffusion rate, fluorine can be easily introduced into the insulator film by injecting fluorine into the gate electrode and performing heat treatment therewith. Also, because of fluorine's small atomic radius, transistor characteristics can be improved without disturbing the bonded state of atoms insulator film. Further, because fluorine and silicon can obtain a stable bond by virtue of large bond energy therebetween, an insulator film superior in reliability can be formed.

20

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of

10

15

illustration only, and thus are not limitative of the present invention, and wherein:

Fig. 1 is a view showing a dual-gate CMOS insulated gate transistor semiconductor device according to the present invention;

Fig. 2 is a chart showing a relationship between fluorine concentration and flat band voltage in a PMOS transistor in an embodiment of the invention;

Fig. 3 is a chart showing a relationship between fluorine concentration and channel conductance in a PMOS transistor in an embodiment of the invention;

Fig. 4 is a view showing an insulated gate transistor semiconductor device with a memory cell having a floating gate and a control gate according to the invention;

Figs. 5A - 5C are views showing a method for fabricating a dual-gate CMOS semiconductor device according to the invention;

Figs. 6D - 6F are views showing a method for fabricating a dual-gate CMOS semiconductor device according to the invention;

Fig. 7 is a chart showing results of hot carrier stress in an NMOS transistor according to the invention; and

15

20

25

Fig. 8 is a view showing a transistor using a layered structure for the source and drain portions in an embodiment of the invention.

5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS (Embodiment 1)

1 shows a dual-gate CMOS insulated gate transistor according to the present invention. semiconductor substrate 101, were formed a p-well 102, an n-well 103 and a device isolation region 104. In the pwell 102 is formed an NMOS transistor comprising a gate insulator 105, an n+ polycrystalline gate electrode 106a, a shallow n-type diffusion layer 108, an injection protective film 107, a side wall spacer 110, a deep n-type diffusion layer 111, an interlayer insulator 114 and metallization In the n-well 103 is formed a PMOS transistor 115. comprising a gate insulator 105, a p+ polycrystalline gate electrode 106b, a shallow p-type diffusion layer 109, an injection protective film 107, a side wall spacer 110, a deep p-type diffusion layer 112, an LDD region 109, a silicide film 113, the interlayer insulator film 114 and the metallization 115. It is noted here that the gate insulator is a silicon oxide film having a nitrogen concentration of $1 \times 10^{20}/\text{cm}^3$ or more and containing fluorine atoms.

10

15

20

25

Fig. 2 shows a graph of nitrogen-concentration dependence of the flat band voltage of a PMOS transistor at a gate-insulator thickness of 2.5 nm in an insulated gate transistor. It is noted that the activation heat treatment of impurities injected into the source and drain portions is performed at a temperature of 850°C and for a time period of 30 min. in a nitrogen atmosphere. As shown in the figure, with a nitrogen atom concentration of $1 \times 10^{20}/\text{cm}^3$ or more, a characteristic that the flat band voltage less changes even if fluorine is injected is obtained, from which it can be understood that boron contained in the gate electrode in the P-type transistor scarcely diffuses up to the channel region of the transistor. As shown in Fig. 2, in particular, with the nitrogen atom concentration equal to or more than 1×10^{20} (/cm 3), an abrupt improvement in the characteristic can be seen.

In this case, applicable gate insulator thickness is within a range from 0.5 nm, a value that allows a stable film formation to be achieved, to 5 nm, a value at which penetration of boron matters.

Fig. 3 is a graph showing the fluorine concentration dependence of the maximum conductance of the P-type transistor in the gate insulator when the gate insulator has a film thickness of 2.5 nm in an insulated gate transistor. With the fluorine element contained, as

10

15

20

25

shown in Fig. 3, because interface defects can be compensated, the interface state density lowers and the mobility improves. In this connection, because $1 \times 10^{20}/\text{cm}^3$ or more of nitrogen is contained in the insulator film, increase of boron penetration due to the fluorine of the halogen element is suppressed as shown in Fig. 2. Besides, the sub-threshold coefficient of the transistor can also be reduced thanks to the formation of a successful interface.

Halogen element and silicon can obtain a stable bond by virtue of their large bond energy. Therefore, deterioration of transistor characteristics due to hot carrier injection, which matters to micro-transistors, can be reduced so that an insulator film superior in reliability can be formed.

Results of hot carrier stress of an n-MOS transistor with the addition of fluorine, one of the halogen elements, is shown in Fig. 7. In this case, the stress voltage was set to the drain voltage, 3 V, and the gate voltage was set to such a voltage that the substrate current would become a maximum. Whereas using nitrided oxide having a nitrogen concentration of $1 \times 10^{20}/\text{cm}^3$ as the insulator would cause the deterioration of transconductance to increase, the addition of fluorine to the nitrided oxide having a nitrogen concentration of $1 \times 10^{20}/\text{cm}^3$ reduced the deterioration of transconductance.

10

15

20

25

Although polysilicon is used as the gate electrode in this embodiment, polycrystalline germanium, polysilicon germanium or the like may also be used. Further, tungsten or other metals, a layered structure of polycrystalline film and metal, or the like may also be used.

(Embodiment 2)

Fig. 4 shows a sectional view of a memory cell using an insulated gate transistor having a floating gate electrode and a control gate electrode provided on the floating gate with an interlayer insulator interposed therebetween. In Fig. 4, are shown a silicon substrate 401, a device isolation region 402, an electrode 403 and a gate insulator 404. In this case, the gate insulator is a silicon oxide film having a nitrogen atom concentration of 1 x $10^{20}/\text{cm}^3$ or more and containing halogen atoms. Further shown in the figure are a floating gate electrode 405, an interlayer insulator 406, a control gate electrode 407, a source region 408, a drain region 409 and an insulator 410.

For the insulated gate transistor with the memory cell of this embodiment, if silicon oxide of conventional use is used as the gate insulator 404, a high voltage would be applied to the gate insulator in rewrite process. Due to this, there has been a problem that leak current would increase with increasing number of repetitions of rewrite in

10

15

20

regions where the gate insulator film thickness is not more than 10 nm. However, in the gate insulator of this embodiment, by virtue of the use of silicon oxide having a nitrogen atom concentration of $1 \times 10^{20}/\text{cm}^3$ or more and halogen atoms as the gate insulator, nitrogen atoms and a halogen element contained in both the gate insulator and the interface can form a stable bond at the interface between the channel and the gate insulator. This prevents the deterioration of the interface due to hot carriers that would be produced during rewrite operations of the memory cell, so that characteristic deterioration was able to be reduced to a great extent. As a result of this, the number of repetitions of rewrite of the memory cell dramatically improved. In addition, it is preferable to use a gate insulator having a film thickness of 0.5 nm or more that allows a stable film formation.

Applying this technique makes it possible to realize a thinner gate insulator. As a result, it has been enabled to scale down devices and to form memory devices of higher integration.

(Embodiment 3)

Figs. 5A to 5C show fabrication process of a dualgate CMOS semiconductor device according to the present invention. On a silicon semiconductor substrate 501, were

10

15

formed a p-well 502, an n-well 503 and field oxide (device isolation region) 504.

Next, for threshold voltage control and shortchannel effect prevention, impurity ion-injection performed by injecting boron for the NMOS device (p-well 502) and injecting phosphorus for the PMOS device (n-well Next, a cleaning process with an about 80°C mixed solution of ammonia and hydrogen peroxide water, and a cleaning process with an about 80°C mixed solution of hydrochloric acid and hydrogen peroxide water, performed prior to the formation of gate oxide, and then the silicon surface was cleaned with an about 1% hydrogen fluoride water. The cleaning processes are not limited to cleaning with these solutions. After the cleaning processes, the silicon surface was oxidized at a temperature of about 800°C in an oxidizing atmosphere, by which silicon oxide 505 having a film thickness of about 2.5 nm was formed. sectional view of the process up to this is shown in Fig. 5A.

After that, a silicon-oxide nitriding step 506 was performed in an ammonia-gas or nitrogen-monoxide atmosphere at a temperature of about 900°C. By this step, gate oxide 506 having a nitrogen concentration of 1 x 10²⁰ (/cm³) or more was formed. Otherwise, for the formation of the gate oxide 505 containing nitrogen, it is also possible to form gate

10

15

20

oxide by oxidizing the silicon surface with nitrogen monoxide or nitrogen dioxide, thereby forming silicon oxide containing a trace amount of nitrogen, and then by nitriding the silicon oxide in an ammonia-gas or nitrogen-monoxide atmosphere. It is still also possible that the gate oxide containing nitrogen is formed by a single-step process by controlling oxidation temperature and oxidation time with oxidation in a nitrogen monoxide atmosphere. A sectional view of the process up to this is shown in Fig. 5B.

After this, polysilicon film 507 was deposited to about 100 - 300 nm (preferably, 250 nm) at a temperature of about 620°C by LPCVD process. Subsequently, a step 508 was performed in which fluorine or chlorine, which is a halogen element, was injected to a rate of about 5×10^{14} (/cm²). This halogen element injection step may also be performed after patterning a polysilicon film into a desired pattern through known process including photolithography etching steps. In particular, fluorine is most preferable because the small atomic radius of fluorine allows transistor characteristics to be improved without disturbing the atomic bond in the insulator film, because a stable bond that can be obtained by virtue of large bond energy between fluorine and silicon allows an insulator film superior in reliability to be formed.

10

15

20

25

In addition, although ion injection is used for introduction of the halogen element into the gate insulator in this embodiment, it is also possible to introduce fluorine or chlorine into the gate insulator for the formation of gate oxide by treatment at temperatures of about 600 - 1000°C with the use of nitrogen trifluoride, nitrogen trichloride or other gas. In the formation of the PMOS transistor in dual-gate CMOS, if the introduction of impurities to the source/drain and the gate is performed simultaneously by ion injection, where ${\rm BF}_2$ is used as the injected ion seed, fluorine is introduced to the gate electrode. In this case, however, there are limitations on injection amount and injection energy, as compared with the fluorine introduction process according to the invention. The reason of this is that because higher than certain level of injection amount and injection energy are required to low-resistance gate electrode, characteristic deterioration would arise due to the occurrence of crystal defects and the mixing of high-concentration fluorine. sectional view of the process up to this is shown in Fig. 5C.

Next, the polysilicon film was patterned into a desired pattern through known process including photolithography and etching steps. After that, silicon oxide present on the polysilicon film (gate electrode)

10

15

20

25

surface and the activation region (source and drain) was completely removed with hydrofluoric acid solution or the like, and then silicon nitride was deposited to about 3 - 30 nm (preferably, 5 nm) as an impurity injection protective film. In addition, although silicon oxide may be used as the injection protective film, yet in this case oxygen would be knocked on from the silicon oxide into the semiconductor during the ion injection and, moreover, when silicide formation is performed in subsequent processes, oxygen would inhibit the silicide-forming reaction. Due to this reason, silicon nitride was used as the injection protective film in this embodiment. Otherwise, ions may also be injected directly without any injection protective film.

Next, in order to form a shallow junction in the vicinity of the channel in the NMOS device region, the PMOS device was coated with а photoresist film photolithography process, and the NMOS device was subjected to ion injection with arsenic used as impurity ions that behave as a doner in the silicon semiconductor at an energy of 2 - 30 keV and an injection amount of about 0.5 - 5×10^{14} $(/cm^2)$. When antimony ions are used as the impurity for the NMOS device, the injection is performed at an energy of 3 -35 keV and an injection amount of about $0.5 - 5 \times 10^{14}$ (/cm²). In this case, a shallow p-type diffusion layer 509 is formed in the PMOS device region.

15

20

25

Next, after the removal of the photoresist film, for the formation of a shallow junction in the vicinity of the channel in the PMOS device region, the NMOS device was coated with a photoresist film by photolithography process, and the PMOS device was subjected to ion injection with BF₂ ions that behave as an acceptor in the silicon semiconductor at an energy of 5 - 40 keV and an injection amount of about $0.5 - 5 \times 10^{14}$ (/cm²). In this connection, In ions or the like may be injected instead of BF₂ ions. In this case, a shallow n-type diffusion layer 510 is formed in the PMOS device region.

Next, a side wall spacer 511 was formed on a side wall of the gate electrode. After silicon nitride film was deposited to about 100 - 200 nm, etching-back process was performed by reactive ion etching (RIE) based on C_4F_8 + CO gas having a selection ratio of about 50 - 100 with respect to the silicon oxide of the silicon nitride film until the surface of the silicon oxide on the device isolation region was exposed, by which a side wall spacer 511 was formed. It is noted here that as the side wall spacer, silicon nitride film is preferable for the reduction of bird's beak due to a later oxidation step, but a two-layer structured film of silicon oxide and silicon nitride is also allowable.

After that, a source-and-drain diffusion layer, which was a deep junction, was formed. The PMOS device was

10

15

20

coated with a photoresist film by photolithography process, and the NMOS device was subjected to ion injection 512 by injecting phosphorus, which behave as a donor in the silicon semiconductor, at an energy of 15 - 50 keV and an injection amount of about $1 - 5 \times 10^{15}$ (/cm²).

In addition, in Embodiment 1, experiments were carried out at an energy of 30 keV and an injection amount of 3 \times 10¹⁵ (/cm²). A sectional view of the process up to this is shown in Fig. 6D.

After the removal of the photoresist film, the injected impurities were activated by performing an about 850 - 900°C annealing process in a nitrogen atmosphere, by which a shallow diffusion layer 510 and a deep diffusion layer 514 were formed in the NMOS device. In the PMOS device, on the other hand, boron was activated, by which a shallow p-type diffusion layer 509 was formed. time, the NMOS device was coated with a photoresist film, and the PMOS device was subjected to ion injection with silicon ions under the conditions of an injection energy of 30 keV and an injection amount of 1×10^{15} (/cm²) for the purpose of preventing the channeling effect. injection 513 was performed by injecting boron, as impurity ions that behave as acceptor an in the silicon semiconductor, at an energy of 10 - 30 keV and an injection

10

15

20

25

amount of about $1 - 5 \times 10^{15}$ (/cm²). A sectional view of the process up to this is shown in Fig. 6E.

Next, after the removal of the photoresist film, the injected impurities were activated by rapid thermal annealing (RTA; 1000°C, 10 sec.) process, by which a deep source-and-drain diffusion layer 515 was formed in the PMOS After that, through known processes such as device. silicide step, silicide 516 as well as an interlayer insulator 517 and metallization 518 and the like were formed on the gate electrode top surface and the source-and-drain Thus, a desired dual-gate CMOS semiconductor device region. as shown in Fig. 6F was able to be formed.

If BF_2 is used for the injection into the source-and-drain part and the gate electrode in the PMOS transistor of a dual-gate CMOS, fluorine would mix into the source-and-drain part, which would cause problems of resistance increase, thermal resistance deterioration, junction leak increase and the like during the silicide formation.

In the method of the present invention, when fluorine is introduced prior to the gate patterning, the mixing of fluorine into the source-and-drain part never occurs, thus eliminating the occurrence of the above problems. Also, halogen element and silicon can obtain a stable bond because of their large bond energy. Therefore, deterioration of transistor characteristics due to hot

15

20

25

carrier injection, which matters to micro-transistors, can be reduced so that an insulator film superior in reliability can be formed.

(Embodiment 4)

Fig. 8 is a vertical sectional view of an insulated gate transistor which is a fourth embodiment of the present invention, where the transistor is cut vertically to the longitudinal direction of the gate electrode.

shown in Fig. 8, this device is a semiconductor device formed on an active region 802 of a semiconductor substrate 800, which consists roughly of a device isolation region 801 and the active region 802. Denoted by numeral 803 is a gate insulator comprising a nitrided oxide film having interface an nitrogen concentration of $1 \times 10^{20}/\text{cm}^3$. This device has such a configuration that a source-and-drain region 806 is present so as to adjoin a gate-electrode side wall insulator film 805 on both sides of a gate electrode 804 and to extend up to above a surface (interface between gate insulator 803 and active region 802) A - A' of the active region 802, and that a boundary (C - C') between active region and device isolation region is present between an end of the gate electrode 804 and an end (B - B') of the source-and-drain region, and moreover that a distance (d) between the active

10

15

20

region surface A - A' of the semiconductor substrate and the source-and-drain region surface in a vertical section resulting when the device is cut vertically longitudinal direction of the gate electrode increases along a direction from the device isolation region toward the gate electrode side.

That is, a contact hole 807 for connecting the source-and-drain region 806 and upper connecting lines do not need to be formed on the active region 802, and may be formed so as to stretch onto a stacked layer that extends up to on the device isolation region 801. Therefore, it becomes possible to reduce the source-and-drain region width to the processible margin. With the use of equipment that permits processing up to a minimum processing size F, since the registration margin of photolithography for the pattern with the ground is generally about 1/3 F, the degree to which the source-and-drain region is ensured on the active region even with a maximum shift of registration, i.e., the gate - device isolation margin width (a distance from the end face of the gate electrode 804 to the C - C' surface) has only to be about 2/3 F - F. In other words, the structure may be that the active region is covered with electrically insulated gate, source and drain three regions, which is done without forming any vertical step gap between the gate region and the device isolation region.

25

10

15

20

25

Also, in this structure, with respect to source-and-drain region, the surface of the source-and-drain region 806 is present increasingly upper than the active region surface A - A' with increasing nearness to the gate As a result of this, when the doping of electrode. impurities into the source-and-drain region 806 is performed by ion injection process, a depth (d') from the active region surface A - A' to the junction of the source-anddrain region and the semiconductor substrate (in the case of ordinary CMOS, a well region of a conducting type reverse to the source-and-drain region) becomes increasingly shallow with increasing nearness to the gate electrode producing an effect that the short-channel effect involved in scaling-down can be effectively suppressed.

In the transistor device having the above structure, the contact hole 807 for connecting the surface of the source-and-drain region 806 and the upper connecting lines to each other is only required that at least part thereof is present on the surface of the source-and-drain region. As a result, for this device, it becomes possible to increase the contact area of the source-and-drain region with the contact hole relative to the occupancy area of the source-and-drain region on the active region 802, so that the contact resistance can be lowered. As a further effect, it also becomes possible to reduce the occupancy area of the

10

15

20

device, particularly of the source-and-drain regardless of the contact size. This effect makes it possible to reduce the junction area of the source-and-drain region and the semiconductor substrate (in the case of ordinary CMOS, a well region of a conducting type reverse to the source-and-drain region) without sacrificing the contact resistance, which in turn makes it possible to effectively reduce the junction capacitance. That is, in this structure, a reduction in occupancy area, a reduction in parasitic capacitance (junction capacitance), and a reduction parasitic resistance are enabled without sacrificing the contact resistance, so that a very large transconductance can be obtained.

In the transistor device of this structure, ratio of high-resistance region (distance d' from channel to contact) occupying in the current-flowing path is very low, so that the parasitic resistance of the source-and-drain is reduced, compared with ordinary structure. Further, the current-flowing path becomes increasingly wider with increasing nearness to the contact hole 807 from the source-and-drain region in the vicinity of the channel This effect also contributes to quite a small region. parasitic resistance. By these effects, the current driving power of the device is increased and the transconductance is improved.

25

10

15

20

25

However, in the device of this structure, given a gate length F, the distance from one device isolation region to another device isolation region is about 7/3 F - 3F. Like this, if device isolation is considerably near to the gate electrode, applying a gate insulator of the prior art would result in a more noticeable influence of abnormal diffusion of boron toward the channel direction, due to the stresses of the gate electrode and the device isolation.

Therefore, in device of this structure, deterioration of the S factor in the **PMOS** transistor characteristics as well deterioration of as transistor characteristics such as increase in the off-leak current become more noticeable, as compared with devices of ordinary structure (devices in which the gate - device isolation margin is formed at a width of 2.5F - 3F). However, in this embodiment, a gate insulator composed of nitrided oxide having a peak nitrogen concentration of 1 \times 10²⁰/cm³ is formed, and by providing a peak nitrogen concentration of 1 \times $10^{20}/\text{cm}^3$ or more in the gate insulator, partial abnormal accelerated diffusion of boron from the source-and-drain part can be suppressed as in the first embodiment.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such

modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

15

25

WHAT IS CLAIMED IS:

- 1. An insulated gate transistor having a gate electrode on a substrate with a gate insulator interposed therebetween, wherein the gate insulator composed of silicon and oxygen contains both nitrogen atoms and halogen atoms.
- 2. The insulated gate transistor according to Claim 1, wherein nitrogen atom concentration of the gate insulator is not less than 1×10^{20} cm⁻³.
- 10 3. The insulated gate transistor according to Claim 1, wherein a source-and-drain region of the insulated gate transistor is stacked to upper than a channel portion.
 - 4. The insulated gate transistor according to Claim 1, wherein the insulated gate transistor comprises a floating gate electrode and a control gate electrode provided on the floating gate electrode with an interlayer insulator interposed therebetween.
 - 5. The insulated gate transistor according to Claim 1, wherein the halogen atom is fluorine.
- 20 6. The insulated gate transistor according to Claim 1, wherein film thickness of the gate insulator is not less than 0.5 nm and not more than 5 nm.
 - 7. Process for fabricating an insulated gate transistor having a gate electrode on a substrate with a gate insulator interposed therebetween, comprising: a step

15

20

for forming silicon oxide containing nitrogen atoms as the gate insulator; and a step for introducing a halogen element to the silicon oxide containing the nitrogen atoms.

- 8. The process for fabricating an insulated gate transistor according to Claim 7, wherein the step for forming silicon oxide containing nitrogen atoms comprises a step of forming silicon oxide and a step of nitriding the silicon oxide.
- 9. The process for fabricating an insulated gate transistor according to Claim 8, wherein the step of nitriding the silicon oxide containing nitrogen atoms is a nitriding step with ammonia gas or nitrogen monoxide gas.
 - 10. The process for fabricating an insulated gate transistor according to Claim 8, wherein the step of forming the silicon oxide containing nitrogen atoms is a step of forming the silicon oxide by using nitrogen monoxide.
 - 11. The process for fabricating an insulated gate transistor according to Claim 8, wherein the step of forming the silicon oxide containing nitrogen atoms is a step of forming silicon oxide with dinitrogen monoxide and then nitriding the silicon oxide with nitrogen monoxide or ammonia gas.
 - 12. The process for fabricating an insulated gate transistor according to Claim 7, wherein the step of

introducing a halogen element is a step of ion implantation of fluorine.


ABSTRACT OF THE DISCLOSURE

An insulated gate transistor in which nitride oxide film having a nitrogen concentration of 1×10^{20} (/cm³) or more and containing a halogen element is used as a gate insulator. Because the gate insulator has a nitrogen concentration of 1×10^{20} (/cm³) or more, boron contained in the gate electrode of the p-type transistor is never diffused into the channel. Further because a halogen element is contained in the gate insulator, transistor conductance is increased and reliability in hot carrier injection is improved. Thus, an insulated gate transistor which has a sufficiently large conductance and which is superior in reliability can be fabricated.

10

5

Fia. 1








Fig.3




Fig.4





Fig.5A






Fig.6D




Fig. 6E





Fig.6F









Fig.8



BIRCH, STEWART, KOLASCH & BIRCH, LLP

P.O. Box 747 • Falls Church, Virginia 22040-0747 Telephone: (703) 205-8000 • Facsimile: (703) 205-8050 ATTORNEY DOCKET NO. 20-4652P

PLEASE NOTE: YOUMUST COMPLETE THE FOLLOWING:

COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT AND DESIGN APPLICATIONS

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated next to my name; that I verily believe that I am the original, first and sole inventor (if only one inventor is named below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

n Appropriate				IG THE S									
mation —	the specification of which is attached	hereto. If not attached hereto.		,									
Use →				c									
out	United States Applicati	a											
ification	and amended on		(if applica	ble): and/o	.; 								
ched:	the specification was filed	on	(ii applica	ac DC	r T								
	International Application	Number		as FC									
	amended under PCT Artic	(i	, and wa	.5									
	I hereby state that I have review	wed and understand the content	s of the above identified specification,										
nua.	amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations,												
	§1.56.												
	I do not know and do not believe the same was ever known or used in the United States of America before my or our invention												
हुँच्छा . अ	thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this												
\	to this application, that the same wa	is not in public use or on sale in	the United States of America more tha	n one year pr	or to this								
	application, that the invention has n	the United States of Associate	ubject of an inventor's certificate issued	before the da	te of this								
, 1 2;	more than twelve months (six months	s for decigns) prior to this applies	an application filed by me or my legal re	epresentatives	or assigns								
ų.	more than twelve months (six months for designs) prior to this application, and that no application for patent or inventor's certificate on this invention has been filled in any country foreign to the United States of America prior to the United States of the United States o												
ļ.	this invention has been filed in any country foreign to the United States of America prior to this application by me or my legal representatives or assigns, except as follows.												
· · · · · · · · · · · · · · · · · · ·													
	I hereby claim foreign priority benefits under Title 35, United States Code, §119 (a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a												
	filing date before that of the application on which priority is claimed:												
*# *} #	Prior Foreign Application(= = =		Dairantea	CI.:1								
t Priority			D 04 4000	Priority	Claimed								
mation:	<u>10-365861</u>	Japan	Dec. 24, 1998	X									
propriate)	(Number)	(Country)	(Month / Day / Year Filed)	Yes	No								
	11-303836	Japan	Oct. 26, 1999	_ 🗓	□ No								
	(Number)	(Country)	(Month / Day / Year Filed)	Yes	No								
		-			□ No								
	(Number)	(Country)	(Month / Day / Year Filed)	Yes	No								
				П	П								
	(Number)	(Country)	(Month / Day / Year Filed)	- Yes	□ No								
	I hereby claim the benefit under Title	35 United States Code \$110(e)	of any United States provisional applica	tion(a) listed b	.1								
	2 ,	55, 6 miles 6 miles 6 code, 3117(6)	of any office states provisional applica	non(s) usicu o	eiow.								
t Provisional				(Eiling Data)									
ication(s): 👈		(Application Number)		(Filing Date)									
		(Application Number)											
ication(s): 👈													
ication(s): 👈	All Familian Applications (form for	(Application Number)		(Filing Date)									
ication(s): 👈		(Application Number)	e Filed More than 12 Months (6 Months	(Filing Date) for Designs) Pr	rior to the								
ication(s): 👈	Filing Date of This Application:	(Application Number) ny Patent or Inventor's Certificat		(Filing Date) for Designs) Pr	rior to the								
ication(s): ny)		(Application Number)		(Filing Date) for Designs) Pr									
ication(s): ny) t Requested	Filing Date of This Application:	(Application Number) ny Patent or Inventor's Certificat		for Designs) Pi									
ication(s): ny)	Filing Date of This Application:	(Application Number) ny Patent or Inventor's Certificat		for Designs) Pi									
ication(s): ny) t Requested mation:	Filing Date of This Application: Country	(Application Number) ny Patent or Inventor's Certifical Application	Number Date of Filir	for Designs) Pr	/ Year)								
ication(s): ny) t Requested mation:	Filing Date of This Application: Country I hereby claim the benefit under Title	(Application Number) ny Patent or Inventor's Certifical Application 235, United States Code, §120 of	Number Date of Filin	for Designs) Programming (Month / Day	/ Year)								
ication(s): ny) t Requested mation:	Filing Date of This Application: Country I hereby claim the benefit under Title insofar as the subject matter of each o	(Application Number) ny Patent or Inventor's Certifical Application 235, United States Code, §120 of the claims of this application is	Number Date of Filing	for Designs) Programming (Month / Day	/ Year)								
ication(s): ny) t Requested mation:	Filing Date of This Application: Country I hereby claim the benefit under Title insofar as the subject matter of each o the manner provided by the first parage.	(Application Number) ny Patent or Inventor's Certifical Application 35, United States Code, §120 of the claims of this application is graph of Title 35, United States Code.	Number Date of Filing	for Designs) Programment of the control of the cont	elow and, ication in								
t Requested mation:	I hereby claim the benefit under Title insofar as the subject matter of each o the manner provided by the first paragis material to patentability as defined	(Application Number) ny Patent or Inventor's Certifical Application 2 35, United States Code, §120 of the claims of this application is graph of Title 35, United States Con Title 37, Code of Federal Reg	Number Date of Filing	for Designs) Programment of the control of the cont	elow and, ication in								
t Requested mation: ppropriate)	Filing Date of This Application: Country I hereby claim the benefit under Title insofar as the subject matter of each o the manner provided by the first parage.	(Application Number) ny Patent or Inventor's Certifical Application 2 35, United States Code, §120 of the claims of this application is graph of Title 35, United States Con Title 37, Code of Federal Reg	Number Date of Filing	for Designs) Programment of the control of the cont	elow and, ication in								
t Requested mation:	I hereby claim the benefit under Title insofar as the subject matter of each o the manner provided by the first paragis material to patentability as defined	(Application Number) ny Patent or Inventor's Certifical Application 2 35, United States Code, §120 of the claims of this application is graph of Title 35, United States Con Title 37, Code of Federal Reg	Number Date of Filing Date of American Date of Filing Date of American Date of Filing Date of PCT applications of American Date of Filing Dat	for Designs) Programment of the control of the cont	elow and, ication in								

(Filing Date)

(Status - patented, pending, abandoned)

(Application Number)

Page 1 of 2

I hereby appoint the following attorneys to prosecute this application and/or an international application based on this application and to transact all business in the Patent and Trademark Office connected therewith and in connection with the resulting patent based on instructions received from the entity who first sent the application papers to the attorneys identified below, unless the inventor(s) or assignee provides said attorneys with a written notice to the contrary:

Raymond C. Stewart	(Reg. No. 21,066)	Terrell C. Birch	(Reg. No. 19,382)
Joseph A. Kolasch	(Reg. No. 22,463)	James M. Slattery	(Reg. No. 28,380)
Bernard L. Sweeney	(Reg. No. 24,448)	Michael K Mutter	(Reg. No. 29,680)
Charles Gorenstein	(Reg. No. 29,271)	Gerald M. Murphy, Jr.	(Reg. No. 28,977)
Leonard R. Svensson	(Reg. No. 30,330)	Terry L. Clark	(Reg. No. 32,644)
Andrew D. Meikle	(Reg. No. 32,868)	Marc S. Weiner	(Reg. No. 32,181)
Joe McKinney Muncy	(Reg. No. 32,334)	C. Joseph Faraci	(Reg. No. 32,350)
Donald J. Daley	(Reg. No. 34,313)	John W. Bailey	(Reg. No. 32,881)
John A. Castellano	(Reg. No. 35,094)	•	,

Send Correspondence to: BIRCH, STEWART, KOLASCH & BIRCH, LLP

P.O. Box 747 • Falls Church, Virginia 22040-0747

Telephone: (703) 205-8000 • Facsimile: (703) 205-8050

PLEASE NOTE: YOUMUST COMPLETE THE FOLLOWING:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Manager 1										
Full Name of First or Sole Inventor:	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*					
Insert Name of Inventor Insert Date This	Narihiro	MOROSAWA	Mariling Morosa	lα. Λ	Dan 2 1003					
Document is Signed	Residence (City, State & Co	••		CITIZENSHIP	1 NEC 8. 1911					
Insert Residence →	Nara-shi, N	Mara-ken, Japar	1	Japa	an					
insert Cluzenstup	POST OFFICE ADDRESS (Complete Street Address including City, State & Country)									
Address 329-1-113, Kodono-cho, Nara-shi, Nara-ken, Japan										
Full Name of Second Inventor, if any:	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*					
see above	Hiroshi	IWATA	Kiroshi Wuxat	a a	Dan & 1999					
J.	Residence (City, State & Cou	intry)	1/1000100	CITIZENSHIP	Dec 0, []]]					
	Thoma-gun Name has Tanan									
	POST OFFICE ADDRESS (Complete Street Address including City, State & Country) Japa									
	2-4-13, Shigigaoka, Sangou-cho, Ikoma-gun, Nara-ken, Japan									
Full Name of Third	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*					
Inventor, if any see above										
	Residence (City, State & Cou	ntry)		CITIZENSHIP						
	POST OFFICE ADDRESS (Con	nplete Street Address including City, St	ate & Country)							
			·							
	GIVEN NAME	FASSILV BLASS								
Full Name of Fourth Inventor, if any	GIACIA IAVIAIG	FAMILY NAME	INVENTOR'S SIGNATURE		DATE*					
see above										
	Residence (City, State & Cou	ntry)		CITIZENSHIP						
	DOCT OFFICE ADDRESS OF THE STATE OF THE STAT									
	POST OFFICE ADDRESS (Complete Street Address including City, State & Country)									
1										
Full Name of Fifth	GIVEN NAME	FAMILY NAME	INVENTOR'S SIGNATURE							
Inventor, if any see above		TAMILI WANE			DATE*					
-	Residence (City, State & Cour	ntrv)		Lorring						
	, ,	···· 4 •		CITIZENSHIP	1					
ŀ	DOCT OFFICE ADDRESS (C.	minus Commental and the second	20	<u> </u>						
	1001 OFFICE ADDRESS (COM	plete Street Address including City, Sta	te & Country)							
·					į					
Page 2 of 2 (Revised 11-98) *	DATE OF SIGNATURE		· ,							